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ABSTRACT
MAX-PLUS MATRIX MULTIPLICATION LIBRARY FOR GPUS - MPMML
Max-Plus algebra finds its applications in discrete event simulations, dynamic programming,
biological sequence comparisons etc. Although there exist highly tuned libraries like CUDA
Linear Algebra Subprograms (CuBLAS) [1] for matrix operations, they implement the standard
matrix-multiplication (multiply-add) for floating points. We found no standard library for Max-
Plus-Matrix-Multiplication (MPMM) on integers. Hence,we developed a highly tuned parallelized
MPMM library kernel. We chose GPUs as hardware platform for this work because of their sig-
nificantly more parallelism and arithmetic functional units as compared to CPUs. We designed
this kernel to be portable across three successive Nvidia GPU architectures and it achieves perfor-
mance in the range 3065 GOPs/S - 3631 GOPs/S on all of these architectures. We closely followed
the benchmarking approach described by Volkov et al. [2] when they contributed to cuBLAS. This
MPMM kernel can be part of a max-plus algebra library for GPUs and can help speed up Biological
Sequence comparison applications like BPMax.
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Tropical algebra is a relatively new field in mathematics. The term ’tropical’ is said to be first
used by French mathematicians [3] in respect of Brazilian colleague Imre Simon [4] who is con-
sidered as pioneer of tropical algebra. Tropical algebra was originally developed in the context of
discrete mathematics and optimization but later on scientists realized the power of its applications
in different fields like computational algebra, discrete event simulation [5], operating systems [6],
dynamic programming, modeling communication networks, biological sequence comparisons [7],
social network analysis, petri net, hidden Markov models, and other related applications. Tropical
algebra can be used to represent and solve real world problems [8]. Tropical algebra consists of
max-plus algebra and min-plus algebra. In max-plus algebra, the tropical sum of two numbers is




y = max(x, y) (1.1)
x
⊙
y = x+ y (1.2)
Basic matrix multiplication can be expressed as :
CM×N = AM×P · BP×N =
M,N,P∑
i,j,k=0
cij = aik · bkj (1.3)





bkj = max(cij, aik + bkj) (1.4)
Researchers from different scientific areas solve their problems using max-plus algebra. How-
ever, there is no standardized highly optimized library for such operations.
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In recent years there has a been a growing interest in the use of Graphics Processing Units
(GPUs) to accelerate non-graphics applications, a phenomenon known as general-purpose GPU
(GPGPU) computing [9] [10]. As GPUs are ubiquitous in modern systems, their use is important in
getting maximum performance out of these systems. Relative to CPUs, GPUs provide significantly
more parallelism and arithmetic functional units. This makes them ideal for accelerating highly-
parallel and computationally intensive applications.
Most of the extensively used compute-intensive applications have matrix operations at their
core. Basic Linear Algebra Subprograms (BLAS) are collection of optimized subroutines for ex-
ecuting basic vector and matrix operations on CPUs. CUDA Basic Linear Algebra Subprograms
(CuBLAS) [1], was then developed by Nvidia with contributions from Vasily Volkov [2], Davide
Barbieri and from the University of Tennessee [1].
In 2008, Volkov et al. [2] presented the fastest (at time) performing implementations of dense
LU, QR and Cholesky factorizations running on a single or double NVIDIA GPUs. This achieved
by using optimizations to match the capabilities of the hardware along with some other algorithm
specific optimizations. The optimizations that could best exploit the hardware were selected based
on results from detailed benchmarks that exercised GPU memory system, kernel start-up costs,
and arithmetic throughput to expose the limits of performance of the hardware. This approach is
particularly interesting trying to understand performance limitations of recent GPU architectures.
We took up a study similar to Volkov et al.to understand performance limitations of recent
Nvidia GPU architectures for tropical semiring matrix operations as a starting point to develop the




GPUs are highly parallel platforms consisting of many simple cores. There are a few major
GPU vendors, each with their own GPU architectures. In this work we have used GPU machines
of successive generations of GPU architecture by Nvidia; namely GeForce GTX 980 and GeForce
GTX TITAN X from the Maxwell architecture family (GM204) and GeForce GTX 1080 Ti from
the Pascal architecture family (GP104)
In Maxwell GM204 architecture and the Pascal GP104 architecture the CUDA cores are clus-
tered into groups known as Streaming Multiprocessors (SMMs). GeForce GTX 980 has 16 SMMs
and GeForce GTX TITAN X has 24 SMMs. GeForce GTX 1080 Ti is equipped with 28 SMMs.
Each Maxwell and/or Pascal SMM consists of 128 CUDA cores. To keep the CUDA cores
fully utilized, CUDA threads are launched in groups, known as warps. Thus multiple cores within
an SMM may execute the same instruction simultaneously on possibly different data. Specifically,
each SMM in Maxwell GM204 and GP104 can dispatch four warps per cycle with two instructions
being issued for each warp (8 different instructions total per cycle). Each warp consists of 32
threads and each SMM can support a maximum of 64 warps simultaneously (a maximum of 2048
threads). To achieve good performance on these platforms, as with most GPU platforms, it is
essential that applications expose sufficient parallelism to allow a high utilization of the platform’s
many cores.
GPU Memory Hierarchy
GPUs have a multi-tiered memory hierarchy whose characteristics have important performance
implications. Below is a discussion of the various levels of this memory hierarchy. Figure 1.1
shows the simplest overview of this hierarchy for the Maxwell and Pascal architectures.
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Global Memory
Global memory is the largest, off-chip, DRAM memory of the GPU. This memory is very
slow compared to other memories in the hierarchy. One of the most important factors affecting
performance is how data is loaded from global memory. If multiple consecutive threads all access
a contiguous chunk of memory of a particular size these accesses are coalesced into a single mem-
ory transaction. Coalescing results in significantly fewer memory transactions, hence reducing
memory access time.
Table 1.1: Global Memory Sizes available on GPU machines under consideration
NVidia GPU Machine Global Memory size
GeForce GTX 980 (GM204) 4043 MBytes
GeForce GTX Titan X (GM204) 12212 MBytes
GeForce GTX 1080 Ti (GP104) 11178 MBytes
Texture Memory
Texture memory is a hardware-managed cache with multidimensional locality that is used to
store certain data types. Data that makes use of this cache is initially stored in global memory





















Figure 1.1: Overview of Memory Hierarchy of NVidia Maxwell/Pascal (GM204/GP104) - Adapted from
GeForce GTX 980 Whitepapers [11] .
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Shared Memory
Shared memory is a fast, programmable on-chip memory, and is one of the key architectural
innovations of the first generation CUDA architecture present at the SM level. Since each SM has
its own shared memory, it facilitates inter-thread communication. Thus, allows CUDA cores of
an SM to work on data cooperatively and enables a broad range of applications to run efficiently
on the GPU. However, the shared memory of one SM cannot be accessed by threads running on
another SM. The GM204 and GP104 architectures have 96KB Shared memory per SM but only
48KB of it is available per thread block running on that SM.
Registers
The fastest level of the memory hierarchy are the registers. In both GM204 and GP104 ar-
chitectures, each SM has 65536 32-bit registers. Despite the fact that the registers are physically
present at the SM level, they are thread-specific and cannot be shared across threads within the
same thread block.
The amount of shared memory used by each thread and the number of registers used per thread
in an application impacts the GPU occupancy during the execution of the application.
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1.1.2 CUDA programming model
CUDA® is a general purpose parallel computing platform and programming model that lever-
ages the parallel compute engine in NVIDIA GPUs developed and maintained by NVIDIA. CUDA
comes with a software environment that allows developers to use C as a high-level programming
language. It also supports other languages, application programming interfaces, or directives-based
approaches such as FORTRAN, DirectCompute, OpenACC.
CUDA provides a heterogeneous programming model where it assumes that a CUDA kernel
executes separately on GPU Device which acts as co-processor to the CPU Host which runs se-
quential C program.
The GPU device kernel is launched as devicekernel«<dimGrid, dimBlock»>where,
– dimGrid(x, y, z) specifies the size of grid of Thread Blocks launched
– dimBlock(x, y, z) specifies the size of A Thread Block launched.
A thread block is a batch of threads that can cooperate with each other by:
– Sharing data through shared memory
– Synchronizing their execution
However, Threads from different blocks cannot cooperate with each other. For the ease of pro-
gramming, Threads and Thread Blocks have 1D, 2D or 3D IDs. The Block IDs in a grid can be
accessed using BlockIdx.x/y/z and the Thread IDs in a Thread Block can be accessed using




The CUDA Memory Hierarchy described in [12] suggest that A thread in a thread block can:
– Read/write per-thread registers.
Each thread can read and/or write to the registers specific to the thread but can not read/or write
registers used by any other threads.
– Read/write per-block shared memory
All the threads in a Thread Block can Read and/or Write the shared memory available per Thread
Block but, can not read/or write shared memory used by any other Thread Block.
– Read/write per-grid global memory
Any thread in a grid can Read and/or Write the global memory. However, it is advisable to intro-
duce the syncThreads() after a read or write instruction before proceeding to next instructions





• We present the microbenchmarking approach to model the behavior of the GPU hardware
for Max-plus algebra operations. This study also provides guidelines for parametric design
of MPMML.
• We then explain the detailed design steps to develop a parametric Max-plus matrix multi-
plication library. By adjusting these parameters, we make it portable across different GPU
architectures.
• As a result, we provide a MPMML kernel that achieves performance in the range 3065 GOP-
s/S - 3631 GOPs/S on NVIDIA’s GeForce GTX 980, GeForce GTX Titan X and GeForce
GTX 1080 Ti for large matrices.
1.3 Thesis structure
Chapter 2 explains the motivation and approach of micro-benchmarking method used to exploit
underlying hardware and find performance limits. Chapter 3 describes the detailed implementation
of the Max-plus Matrix Multiplication library. In chapter 4 we provide experimental evaluation
results. Chapter 5 presents conclusion and directs towards future expansion of this work.
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Table 1.2: Technical Specifications of GPU platforms under consideration
GeForce GTX 980 GeForce GTX Titan X GeForce GTX 1080Ti
Compute Capability 5.2 6.1
SM Version sm_52 sm_61
SMs 16 24 28
CUDA Cores/SM 128 128
GPU Max clock rate 1216MHz 1076MHZ 1582MHz
Operating Frequency
with Turboboost
1.22 GHz 1.08GHZ 1.58GHz




































Inspired by Volkov et al. [2], we started with micro benchmarking the recent NVidia GPUs to
reveal underlying hardware limitations for tropical semiring operations. The main purpose of this
micro benchmarking was to find performance ceilings for the max-plus operation.
2.1 Register-Register access microbenchmark
The largest and fastest level of the on-chip memory hierarchy is the register file. We developed
a micro benchmark that implements the max-plus algebra operation in Equation 2.1.
c = max(c, a+ b) (2.1)
Algorithm 1 Reg - Reg Access microbenchmark
1: for n← 0 to N do
2: for i← 0 to X do
3: for j ← 0 to Y do
4: c[i,j] = maxc[i,j] , a[i] + b[j]
5: end for
6: a[i] = maxa[i] , a[i] + Const
7: end for
8: for j ← 0 to Y do





This microbenchmark computes an array c[X×Y] using arrays a[X] and b[Y]; all read/written
to/from the on-chip register file. This computation is performed multiple times in an aggressively
unrolled loop. We make sure that the compiler does not optimize the operations by updating the
values of a[] and b[] within the registers with similar max-plus operations in each iteration as
shown in Listing 1
This Microbenchmark consists of one addition and one max operation. The max operation can
be implemented in two ways:
A) By defining a compile time macro as MAX = a>b? a:b
B) By using the CUDA arithmetic instruction max(a,b)
We experimented with both above listed implementations of the max operation. A low-level
parallel thread execution file (*.ptx file) generated for both the implementations translates these
two into same PTX instruction which in turn is translated into the machine level instruction
(INMNMAX(R1,—,Rn)) as seen in the objdump file. Hence we decide to use any of the im-
plementation alternatively knowing that it would not affect the performance.
Operation Counter
To ensure we count the total number of operations done by this microbenchmark correctly,
we introduced a device variable called d_opctr which is incremented by 2 after each max-plus
operation. The *.ptx file generated for Register-Register access microbenchmark kernel shows
that the total number of operations done by a single thread is 2 × (X × Y + X + Y) We use this
method to count the operations done by a single thread for all of the other microbenchmarks in this
work as well as the MPMML.
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2.1.1 Experimentation
To measure the performance of Register-Register access microbenchmark, we launch the kernel
on GPU for:
1. Different values of X and Y
2. Different values of number of threads in a 2D CUDA block defined as BS_i × BS_j where:
(a) BS_i : #Rows of threads in a CUDA block
(b) BS_j : #Columns of threads in a CUDA block
3. Different number of CUDA blocks in a 2D CUDA grid defined as GS_i × GS_j where:
(a) GS_i : #Rows of CUDA blocks in a grid
(b) BS_j : #Columns of CUDA blocks in a grid
We time the execution of only the GPU kernel launch on the host and calculate the performance
in terms of GOPs/S.
We use NVCC compiler with CUDA driver Version 9.2 to compile the CUDA code along with
GCC version 6.4.0. The CUDA Runtime is Version 7.5. We generate *.ptx file to reveal number
of registers per thread. We then use this to calculate the GPU occupancy using [13] to predict the
impact of varying Block Size to choose appropriate values of BS_i and BS_j for experimentation.
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Resource X=4 Y=4 X=4 Y=6
Registers/Thread 32 40
(a) Register allocation data obtained from *.ptx.
GPU Occupancy Data :
Thread per block 1024
Registers per thread 32
Active Threads per Multipro-
cessor
2048
Active Warps per Multipro-
cessor
64
Active Thread Blocks per
Multiprocessor
2
Occupancy of each Multipro-
cessor
100%
(b) GPU Occupancy data Registers/Thread = 32.
GPU Occupancy Data :
Thread per block 1024
Registers per thread 40
Active Threads per Multipro-
cessor
1024
Active Warps per Multipro-
cessor
32
Active Thread Blocks per
Multiprocessor
1
Occupancy of each Multipro-
cessor
50%
(c) GPU Occupancy data Registers/Thread = 40.
Table 2.1: GPU occupancy data Reg-Reg Access microbenchmark GeForce GTX 980.
The detailed plots of performance results for various values of all of the parameters listed above
are in Appendix A
2.2 Shared memory access microbenchmark
To further study the effect of GPU memory hierarchy, we modified microbenchmark described
in section 2.1 to include data transfers from shared memory. We implemented two versions of this
modified microbenchmark.
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A) One operand in shared memory: In this version, the operand b is stored in registers and
updated in each iteration with max-plus operation similar as in the register-register access
microbenchmark but, the operand a is stored and read from shared memory.
B) Both operands in shared memory: As the name suggests, in this version both the operands a
and b are stored in and read from shared memory
We introduce a new outer loop k which encases the core computation loop in such a way that
changing the upper bound on K will change frequency of shared memory read access per X*Y
computations.
The size of shared memory available per block is 48KB. This restricts value of N which in
turn restricts the number of times the inner loops iterate. This reduces the measurable time to of
the order of microseconds making the measurements unreliable. To overcome this, we introduce
another loop m with upper bound M which is a compile time parameter. Also, M = #Columns
of shared_a and/or #Rows of shared_b. Within the computation loop, shared_a is read with m as
it’s column index. The drawback of this access pattern of shared_a is that it may introduce shared
memory bank conflicts when it’s value is power of 2.
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Algorithm 2 Shared Memory Access microbenchmark : One operand in Shared Memory
1: for n← 0 to N do
2: for m← 0 to M do
3: for k ← 0 to K do
4: for i← 0 to X do
5: for j ← 0 to Y do
6: c[i,j] = max(c[i,j] , shared_a[f(TheadIdx.y,i)][m] + b[j])
7: end for
8: end for
9: for j ← 0 to Y do







Algorithm 3 Shared Memory Access microbenchmark : Both operands in Shared Memory
1: for n← 0 to N do
2: for k ← 0 to K do
3: for i← 0 to X do
4: for j ← 0 to Y do







To measure the performance of Shared Memory access microbenchmark, we launch the kernel
on GPU for:
1. Different values of X and Y
2. K = 10, 5, 1
3. Different values of number of threads in a 2D CUDA block defined as BS_i × BS_j where:
(a) BS_i : #Rows of threads in a CUDA block
(b) BS_j : #Columns of threads in a CUDA block
4. Different number of CUDA blocks in a 2D CUDA grid defined as GS_i × GS_j where:
(a) GS_i : #Rows of CUDA blocks in a grid
(b) BS_j : #Columns of CUDA blocks in a grid
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We time the execution of only the GPU kernel launch on the host and calculate the performance
in terms of GOPs/S.
The detailed plots of performance results for various values of all of the above listed parameters
are in Appendix A
2.3 Moral of the Story
Figure 2.1: Microbenchmarks Performance Summary
Figure 2.1 shows the summary of the experimentation done to find out the performance bottle-
necks of the GPU platforms under consideration. This approach is very similar to that of Volkov
et al. [2] which involved saturating the underlying hardware to best utilize the hardware resources
such as register file, shared memory, shared memory bandwidth, CUDA cores and in turn the SMs.
Intuitively, we predicted that the Reg-Reg Access Microbenchmark will achieve close to the
TMP on all of the GPU platforms. While it’s performance is not at the machine peak, it is the
highest across all three GPU platforms under test compared to the other two microbenchmarks
whose performance is discussed subsequently.
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As we moved to implement Shared Memory Access microbenchmark for One Operand,
we expected a drop in performance as we are now accessing a slower memory in the GPU memory
hierarchy. We observed the a substantial drop in the performance when only one operand (operand
A) is read from shared memory per two operations in the inner most loop of the computation. The
performance of this microbenchmark is almost 50% of that of the Reg-Reg access microbenchmark
across all three GPU platforms.
We extended this to Shared Memory Access microbenchmark for Both Operands. Here,
we hypothesized to see a fruther drop in the performance as now now two operands are read
from shared memory per two operations in the inner most loop of the computation. However, the
observed performance rules out this performance. This Shared Memory access microbenchmark
with both operands in shared memory, achieves GOPS/s very close to that of the Reg-Reg access
microbenchmark. This performance result also rules out the possible effect of bank conflicts.
This is a very interesting observation which suggests the evolution of the underlying hardware to
better hide the shared memory latency. We take these insights from microbenchmarking effort and
proceed to building a full implementation of Max-Plus-Matrix-Multiplication library.
19
Chapter 3
Max-Plus Matrix Multiplication Library
We now introduce our implementation of a Max-Plus Matrix multiplication Library. It pro-
vides a parameterized GPU-platform-portable function for Matrix-multiply operations in max-plus
algebra as in 1.2. allowing programmers to use this function with parameter tuning to suit their
applications. Our MPMML kernels support 32 bit integer data type. The optimization steps ap-
plied to achieve the maximum performance closely follow those steps followed for optimization
of GEMM. A naive implementation of Equation 1.2 is represented by three nested loops as:
Algorithm 4 Naive MPMM
1: for i← 0 to M do
2: for j ← 0 to N do
3: for k ← 0 to K do





The i,j-th element of C is calculated using K elements in i-th row of A and j-th column of B
O(N2) data is used for O(N3) math operations making the compute intensity of this implementation
of the order of N for square matrices where M=N=K. But, the implementation is not compute
bound because the reusable data cannot fit on fastest memory as for larger matrices.
We can apply loop permutation to above implementation such that the K dimension becomes
the outermost loop. This permutation allows to read a column of A and a row of B only once.
The addition and max operation is performed in the similar way partial accumulation of outer
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product in GEMM. This implementation still needs the entire CMxN matrix to be available in the
fastest memory so that the results of max operations can be stored simultaneously. This is a classic
locality problem which can be solved by applying iteration space tiling such that each tile of
C fits in registers of the target processor. This is a proven way of performance improvement.
Furthermore, instead of exclusively performing max+ operations of vectors,we can perform it on
blocked matrices and assigning each block to separate CUDA thread block. This gives additional
opportunities to exploit both locality and parallelism.
3.1 MPMML Memory Hierarchy
We implement MPMM efficiently for GPUs by decomposing the computation into a hierar-
chy of Thread Block tiles, Thread tiles and sub-patch tiles. This hierarchy closely follows the
NVIDIA CUDA programming model [12]. To experiment with different memory access patterns,
we introduce two compile time parameters called MEMSSEL_A and MEMSEL_B so that MP-
MML can be compiled for four cases as:
Table 3.1: MPMML cases based on memory access pattern
Case MEMSEL_A MEMSEL_B Configuration
00 0 0
Both A and B are loaded from shared memory
to Registers
01 0 1
A is loaded from shared memory to registers and
B is load from global memory to registers
10 1 0
B is loaded from shared memory to registers and
A is load from global memory to registers
11 1 1
Both A and B are loaded from global memory
to Registers
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It is predictable that the performance of case IV would be the least of all. Hence, we implement
it but do not experiment with it.
Figure 3.1, 3.2 and 3.3 show the data movement from global memory to shared memory (matrix
to thread block tile), from shared memory to the register file (thread block tile to thread tile), and







































































































Figure 3.3: Case 10 : ’B’ operand in shared memory model.
For the ease of explanation, we will describe hierarchy of case I in detail below.
3.2 Thread Block Tile
Each CUDA thread Block computes its part of the output MPMM by iteratively loading blocks
of matrix data from the input matrices and computing an output matrix (C = max(C, A + B)).
24
Figure 3.4 shows the computation performed by a single thread block and highlights the blocks of


































Grid of CUDA Blocks
Figure 3.4: Detailed structure of Thread Block Tile.
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A Height, A Width and B Width are command line inputs from the user. These input parameters
are used to calculate the size of output matrix C as well as the size of Grid of CUDA Thread
Blocks; GS_i (#Rows of thread blocks in a grid) and GS_j (#Columns of thread blocks in a grid).
The submatrix of C shown in green is computed by the max-plus-matrix-product of a sub-matrix
tile of A and a sub-matrix tile of B. This is performed by looping over the A and B, partitioned into
tiles, and performing max operation on the results of max-plus-matrix-products of each tile.
Figure 3.5 shows that the Tiles of A and B are loaded from global memory and stored into
shared memory accessible by all threads in a block. This load-store operation is done cooperatively
by all threads and the threads then synchronize before the start of computation to make sure that all
the required data is available in shared memory before it is loaded into registers for computation.
In Case II this is done only for the tile of A and in Case III only for the tile of B. In case II,
required elements of B are read directly from the global memory during computation and in case





















B tile in shared memory
T00 T0,BS_j
TBS_i,BS_jTtidx,tiyTBS_i,0




Figure 3.5: Tiles of A and B in Shared Memory.
A thread block’s output tile is further partitioned across threads as Figure 3.4 shows. We define
following compile time parameters that a programmer can specify to tune the MPMM computation
for the target GPU platform and aspect ratio of a Thread Tile:
1. X = Rows of C tile computed by a thread
2. Y = Columns of C tile computed by a thread
3. BS_i = Rows of threads in a thread block
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4. BS_j = Columns of threads in a thread block
Each of this partition is updated once per max-plus operation, so it needs to reside in the fastest
memory in the SM: the register file as Figure 3.6 shows. Each thread computes this partition of C of
size X*Y. Each thread first copies fragments of AX*1 and B1*Y to registers from appropriate memory




A thread computes a patch of C (X*Y elements of C) as shown in 3.6 using a partial col-
umn of A and a partial row of B. This is exactly the same as the computation in Reg-Reg access















Figure 3.6: Detailed structure of a Thread Tile.
Each of this thread tile can be computed in three different computation patterns as described




Sub_X = X , Sub_Y = Y The Block computation pattern is shown in Figure 3.7. Here, all X*Y












Figure 3.7: Detailed structure of a Thread Tile with Block Computation Pattern.
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Block-Cyclic Computation Pattern
1 < Sub_X < X , 1 < Sub_Y < Y In this computation pattern, X*Y elements of C tile are













Figure 3.8: Detailed structure of a Thread Tile with Block Cyclic Computation Pattern.
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Cyclic Computation Pattern
Sub_X = 1 , Sub_Y = 1 As Figure 3.9 shows by changing the size of the sub-patch to 1, X*Y










Shared_A Sub_Y = 1
Sub_X = 1
Figure 3.9: Detailed structure of a Thread Tile with Cyclic Computation Pattern.
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3.3 Transposing Matrix A
To experiment with memory access pattern, we introduce another compile time parameter
called Transpose. This parameter, if set, transposes the input matrix A as shown in Figure (trans-































Figure 3.10: MPMML Memory Hierarchy with A Transpose.
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3.4 Design for multiple instances of smaller input matrices
One of the immediately foreseen application of MPMML is BPMax. BPMax is RNA-RNA-
Interaction (RRI) algorithm that operates in max-plus algebra. This algorithm performs the MPMM
on multiple smaller input matrices. (e.g. of size 1024 x 1024). We include a feature in our MP-
MML to work with such set of input matrices. For this, we introduce a command line input param-
eter called Ninst. We use value of Ninst as the third dimension of the CUDA grid launched on the







Figure 3.11: 3D grid of CUDA Blocks with smaller matrix sizes.
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The final implementation of the MPMML GPU Kernel is shown below:
Algorithm 5 MPMML Kernel Computation
1: for (int k=0; k<S; k++) do
2: for (int i=0; i<X/Sub_X; i++) do
3: for (int j=0; j<Y/Sub_Y; j++) do
4: for (int l=0; l<Sub_X; l++) do
5: a[i] = shared_A[f(i,l)][k];
6: for (int d=0; d<Sub_Y; d++) do
7: b[j] = shared_B[k][f(j,d)];









We now describe the experimenation methods and performance results of our MPMM library
4.1 Experimental setup
We use the latest available NVCC version from the CUDA package 9.2.88_fc27 and GCC
version 6.4.0 to compile the MPMML on all three GPU platforms (GeForce GTX 980, GeFOrce
GTX Titan X, and GeForce GTX 1080Ti).
To verify the correctness of the library, we generate the correct output matrix on the host
by computing the naive max-plus-matrix-multiplication and compare the output matrix copied
back from the GPU device to the correct output matrix calculated on host. We initialize the input
matrices to dummy data using the random number generator function with different seeds to the
rand() function. This confirms the correctness of the library over a vast range of input values.
The performance of the MPMML is measured by calculating the total number of arithmetic
operations (addition and max operation) and measuring the execution time of the kernel on GPU.
This gives us the performance in terms of GOPs/S.
4.2 Memory access pattern case wise performance
We then experiment by changing the values of MEMSEL_A and MEMSEL_B to change the
memory access patterns. We run these different case-wise versions on all the three GPU platforms
with different input matrix sizes. Case 01, Case 10 and Case 11 perform very poorly on all the
three GPU platforms. Case 00 is clearly the highest performing memory access pattern. Figure 4.1
shows the performance data for these different cases. For all the later experiments, we choose only
the Case 00.
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Figure 4.1: Case wise performance of MPMML
Computation pattern wise performance
We then experiment with the different computation patterns as described in 3.2.1 for different
input matrix sizes. As Figures 4.2 , 4.3 and 4.3 show that:
1. The Block, Block-Cyclic and Cyclic patterns achieve performance very close to each other
for square input matrices with sizes larger than 1Kx1K.
2. For input matrix size 1Kx1K:
(a) On GeForce GTX 980, Block and Block-Cyclic Cyclic patterns achieve performance
very close to each other
(b) On GeForce GTX Titan X, Block achieves the lowest performance while Block-Cyclic
and Cyclic patterns achieve performance close to each other
(c) On GeForce GTX 1080 Ti, Block achieves the highest performance while Block-Cyclic
and Cyclic patterns achieve performance close to each other
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Figure 4.2: Performance of different computation patterns : GeForce GTX 980
Figure 4.3: Performance of different computation patterns : GeForce GTX Titan X
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Figure 4.4: Performance of different computation patterns : GeForce GTX 1080 Ti
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4.3 Performance of MPMML with A transpose
We also experimented with transposing matrix A as described in Section 3.3. We experiment
with different input matrix sizes but for the simplification of analysis, we display only the results
of input matrix size 10Kx10K. As Figure 4.5 shows, the performance of MPMML decreases sig-
nificantly when A matrix is transposed. We hypothesized transposing matrix A will provide better
coalescing for access pattern to matrix A improving the performance. But, the performance results
indicate otherwise.
Figure 4.5: Performance comparison : With and Without A transpose
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4.4 Performance of MPMML with multiple instances of smaller
size matrices
As described in 3.4, we use the command line input Ninst to launch the GPU kernel on a 3D
grid of CUDA Thread Blocks. We experiment with multiple instances on 1Kx1K matrix for values
of Ninst ranging from 1 to 20. We choose the version of MPMML with Block computation pattern
because of very little variance amongst the different computation patterns for the larger input ma-
trix sizes. Figure 4.6 shows that MPMML for 20 instances of input matrix of size 1Kx1K achieves
2175GOPs/S - 2798 GOPs/S on Maxwell architecture and 3090 GOPs/S on Pascal architecture.
All of these performance numbers are close to that of single instance of large matrix.




As discussed in earlier chapter, Tropical algebra (also known as Max-Plus algebra) is increas-
ingly proving pivotal in fields other than just discrete mathematics like, dynamic programming,
biological sequence comparisons, network modeling etc. The highly optimized Basic Linear Al-
gebra libraries like CuBLAS [1] implement the standard matrix operations in linear algebra for
floating point data type. We came across the need for a tuned library that implements Max-Plus
Matrix Multiplication (MPMM) however, we did not find a standard library for MPMM on inte-
gers. Consequently we set off on an effort to develop a parametrically tuned parallelized Max Plus
Matrix Multiplication library kernel.
To start with, we chose GPUs as the hardware platform for this work because of their signif-
icantly more parallelism as compared to CPUs. We then implemented detailed microbenchmarks
of the GPU memory system and arithmetic throughput. These micobenchmarks are important to
understanding the limits of performance of our MPMML algorithm. This approach revealed the
behavior of underlying hardware when so-called hardware bottlenecks are saturated. It also pointed
us to guidelines for our parametric implementation of MPMML.
Finally, we present the parametric design of MPMML GPU kernel to be portable across three
successive Nvidia GPU architectures. This MPMML attains performance in the range 3065 GOP-
s/S - 3631 GOPs/S on all of these architectures for large matrices and 2175 GOPs/S - 3090 GOPs/S
on the same GPU machines for multiple instances of smaller matrices.
Future scope of this work includes tuning the parameters of MPMML to port it to newer gener-
ations of GPU architectures. Also, as we have identified earlier, MPMML can be directly applied
to speed up one of the latest RRI tool BPMax [?]. This may however, need feature inclusions in
this MPMML to perform MPMM on triangular matrices.
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Performance Results of Microbenchmarks
The Following pages include performance results plots of the microbenchmarks described in 2
(Note :-This page is intentionally left empty)
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Performance Results plots of Reg-Reg Access Microbenchmark
Figure A.1: Performance: Reg-Reg microbenchmark GeForce GTX 980.
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Figure A.2: Performance: Reg-Reg microbenchmark GeForce GTX TitanX.
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Figure A.3: Performance: Reg-Reg microbenchmark GeForce GTX 1080 Ti.
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Performance Results plots of Shared Memory Access Microbenchmark
Figure A.4: Performance: on Maxwell GeForce GTX 980 machine : One operand from Shared Memory.
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Figure A.5: Performance: on Maxwell GeForce GTX 980 machine : Both operand from Shared Memory.
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Figure A.6: Performance: on GeForce GTX TitanX machine : One operand from Shared Memory.
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Figure A.7: Performance: on GeForce GTX TitanX machine : Both operand from Shared Memory.
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Figure A.8: Performance: GeForce GTX 1080 Ti machine : One operand from Shared Memory.
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Figure A.9: Performance: GeForce GTX 1080 Ti machine : Both operand from Shared Memory.
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